


AX2/7 SYSTEM DIAGRAM



01



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number Block Diagram Rev 1A
Date: Thursday, December 24, 2009 Sheet 1 of 42


PV,delete all external clock GEN reserve material




NB5/RD2

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number Clock Generator	Rev 1A
Date: Wednesday, December 23, 2009 Sheet 2 of 42		



Serial VID




VFIX MODE VID Override table (VDD)

SVC	SVD	Output Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V



HDT Connector



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number S1G4 HT,CTL I/F 1/3	Rev 1A
Date: Thursday, December 24, 2009		Sheet 3 of 42








Diagram illustrating the power plane connections and decoupling capacitors for various voltage rails:


- +1.5V_VGA** → **EC10** (0.01uF/16V 4) → **+3V**
- +1.8V_VGA** → **EC12** (0.01uF/16V 4) → **+3V**
- +VGA_CORE** → **EC8** (0.01uF/16V 4) → **+3V**
- +VIN** → **EC7** (0.01uF/16V 4) → **+3V**
- +5V** → **EC1** (0.01uF/16V 4) → **+3V**
- +VGA_CORE** → **EC2** (0.01uF/16V 4) → **+1.8V_VGA**
- +VGA_CORE** → **EC15** (0.1uF/10V 4) → **+3V**
- +VGA_CORE** → **EC6** (0.1uF/10V 4) → **+3V**
- +1.5V_VGA** → **EC9** (0.01uF/16V 4) → **+3V**
- +1.5VSUS** → **EC11** (0.01uF/16V 4) → **+1.1V**

For fix HyperTransport nets across plane splits



PROJECT : AX2/7
Quanta Computer Inc.





HT_CPU_NB_CAD_H[15..0] HT_CPU_NB_CAD_H[15..0] 3
 HT_CPU_NB_CAD_L[15..0] HT_CPU_NB_CAD_L[15..0] 3
 HT_CPU_NB_CLK_L[1..0] HT_CPU_NB_CLK_L[1..0] 3
 HT_CPU_NB_CTL_H[1..0] HT_CPU_NB_CTL_H[1..0] 3
 HT_CPU_NB_CTL_L[1..0] HT_CPU_NB_CTL_L[1..0] 3
 HT_NB_CPU_CAD_H[15..0] HT_NB_CPU_CAD_H[15..0] 3
 HT_NB_CPU_CAD_L[15..0] HT_NB_CPU_CAD_L[15..0] 3
 HT_NB_CPU_CLK_H[1..0] HT_NB_CPU_CLK_H[1..0] 3
 HT_NB_CPU_CLK_L[1..0] HT_NB_CPU_CLK_L[1..0] 3
 HT_NB_CPU_CTL_H[1..0] HT_NB_CPU_CTL_H[1..0] 3
 HT_NB_CPU_CTL_L[1..0] HT_NB_CPU_CTL_L[1..0] 3

HT_CPU_NB_CAD_H0 Y25
 HT_CPU_NB_CAD_L0 Y24
 HT_CPU_NB_CAD_H1 V22
 HT_CPU_NB_CAD_L1 V23
 HT_CPU_NB_CAD_H2 V25
 HT_CPU_NB_CAD_L2 V24
 HT_CPU_NB_CAD_H3 U24
 HT_CPU_NB_CAD_L3 U25
 HT_CPU_NB_CAD_H4 T25
 HT_CPU_NB_CAD_L4 T24
 HT_CPU_NB_CAD_H5 P23
 HT_CPU_NB_CAD_L5 P22
 HT_CPU_NB_CAD_H6 P25
 HT_CPU_NB_CAD_L6 P24
 HT_CPU_NB_CAD_H7 N24
 HT_CPU_NB_CAD_L7 N25

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_CPU_NB_CAD_H8 AC24
 HT_CPU_NB_CAD_L8 AC25
 HT_CPU_NB_CAD_H9 AB25
 HT_CPU_NB_CAD_L9 AB24
 HT_CPU_NB_CAD_H10 AA24
 HT_CPU_NB_CAD_L10 AA25
 HT_CPU_NB_CAD_H11 Y23
 HT_CPU_NB_CAD_L11 W23
 HT_CPU_NB_CAD_H12 W21
 HT_CPU_NB_CAD_L12 W20
 HT_CPU_NB_CAD_H13 V21
 HT_CPU_NB_CAD_L13 V20
 HT_CPU_NB_CAD_H14 U20
 HT_CPU_NB_CAD_L14 U21
 HT_CPU_NB_CAD_H15 U19
 HT_CPU_NB_CAD_L15 U18

HT_CPU_NB_CLK_H0 T22
 HT_CPU_NB_CLK_L0 T23
 HT_CPU_NB_CLK_H1 AB23
 HT_CPU_NB_CLK_L1 AA22

HT_CPU_NB_CTL_H0 M22
 HT_CPU_NB_CTL_L0 M23
 HT_CPU_NB_CTL_H1 R21
 HT_CPU_NB_CTL_L1 R20

HT_CPU_NB_CAD_H0 Y25
 HT_CPU_NB_CAD_L0 Y24
 HT_CPU_NB_CAD_H1 V22
 HT_CPU_NB_CAD_L1 V23

HT_CPU_NB_CAD_H2 V25
 HT_CPU_NB_CAD_L2 V24
 HT_CPU_NB_CAD_H3 U24
 HT_CPU_NB_CAD_L3 U25

HT_CPU_NB_CAD_H4 T25
 HT_CPU_NB_CAD_L4 T24
 HT_CPU_NB_CAD_H5 P23
 HT_CPU_NB_CAD_L5 P22

HT_CPU_NB_CAD_H6 P25
 HT_CPU_NB_CAD_L6 P24
 HT_CPU_NB_CAD_H7 N24
 HT_CPU_NB_CAD_L7 N25

HT_CPU_NB_CAD_H8 AC24
 HT_CPU_NB_CAD_L8 AC25
 HT_CPU_NB_CAD_H9 AB25
 HT_CPU_NB_CAD_L9 AB24

HT_CPU_NB_CAD_H10 AA24
 HT_CPU_NB_CAD_L10 AA25
 HT_CPU_NB_CAD_H11 Y23
 HT_CPU_NB_CAD_L11 W23

HT_CPU_NB_CAD_H12 W21
 HT_CPU_NB_CAD_L12 W20
 HT_CPU_NB_CAD_H13 V21
 HT_CPU_NB_CAD_L13 V20

HT_CPU_NB_CAD_H14 U20
 HT_CPU_NB_CAD_L14 U21
 HT_CPU_NB_CAD_H15 U19
 HT_CPU_NB_CAD_L15 U18

HT_CPU_NB_CLK_H0 T22
 HT_CPU_NB_CLK_L0 T23
 HT_CPU_NB_CLK_H1 AB23
 HT_CPU_NB_CLK_L1 AA22

HT_CPU_NB_CTL_H0 M22
 HT_CPU_NB_CTL_L0 M23
 HT_CPU_NB_CTL_H1 R21
 HT_CPU_NB_CTL_L1 R20

HT_CPU_NB_CAD_H0 Y25
 HT_CPU_NB_CAD_L0 Y24
 HT_CPU_NB_CAD_H1 V22
 HT_CPU_NB_CAD_L1 V23

HT_CPU_NB_CAD_H2 V25
 HT_CPU_NB_CAD_L2 V24
 HT_CPU_NB_CAD_H3 U24
 HT_CPU_NB_CAD_L3 U25

HT_CPU_NB_CAD_H4 T25
 HT_CPU_NB_CAD_L4 T24
 HT_CPU_NB_CAD_H5 P23
 HT_CPU_NB_CAD_L5 P22

HT_CPU_NB_CAD_H6 P25
 HT_CPU_NB_CAD_L6 P24
 HT_CPU_NB_CAD_H7 N24
 HT_CPU_NB_CAD_L7 N25

HT_CPU_NB_CAD_H8 AC24
 HT_CPU_NB_CAD_L8 AC25
 HT_CPU_NB_CAD_H9 AB25
 HT_CPU_NB_CAD_L9 AB24

HT_TXCAD0P D24
 HT_TXCAD0N D25
 HT_TXCAD1P E24
 HT_TXCAD1N E25
 HT_TXCAD2P F24
 HT_TXCAD2N F25
 HT_TXCAD3P G24
 HT_TXCAD3N G25
 HT_TXCAD4P H24
 HT_TXCAD4N H25
 HT_TXCAD5P J24
 HT_TXCAD5N J25
 HT_TXCAD6P K24
 HT_TXCAD6N K25
 HT_TXCAD7P L24
 HT_TXCAD7N L25

HT_TXCAD8P F21
 HT_TXCAD8N G21
 HT_TXCAD9P G20
 HT_TXCAD9N H21
 HT_TXCAD10P J20
 HT_TXCAD10N J21
 HT_TXCAD11P K17
 HT_TXCAD11N L19

HT_TXCAD12P L19
 HT_TXCAD12N M19
 HT_TXCAD13P L18
 HT_TXCAD13N M21
 HT_TXCAD14P M21
 HT_TXCAD14N M18
 HT_TXCAD15P M18
 HT_TXCAD15N M18

HT_TXCAD16P M18
 HT_TXCAD16N M18
 HT_TXCAD17P M18
 HT_TXCAD17N M18

HT_TXCAD18P M18
 HT_TXCAD18N M18
 HT_TXCAD19P M18
 HT_TXCAD19N M18

HT_TXCAD20P M18
 HT_TXCAD20N M18
 HT_TXCAD21P M18
 HT_TXCAD21N M18

HT_TXCAD22P M18
 HT_TXCAD22N M18
 HT_TXCAD23P M18
 HT_TXCAD23N M18

HT_TXCAD24P M18
 HT_TXCAD24N M18
 HT_TXCAD25P M18
 HT_TXCAD25N M18

HT_TXCAD26P M18
 HT_TXCAD26N M18
 HT_TXCAD27P M18
 HT_TXCAD27N M18

HT_TXCAD28P M18
 HT_TXCAD28N M18
 HT_TXCAD29P M18
 HT_TXCAD29N M18

HT_TXCAD30P M18
 HT_TXCAD30N M18
 HT_TXCAD31P M18
 HT_TXCAD31N M18

HT_TXCAD32P M18
 HT_TXCAD32N M18
 HT_TXCAD33P M18
 HT_TXCAD33N M18

HT_TXCAD34P M18
 HT_TXCAD34N M18
 HT_TXCAD35P M18
 HT_TXCAD35N M18

HT_TXCAD36P M18
 HT_TXCAD36N M18
 HT_TXCAD37P M18
 HT_TXCAD37N M18

HT_TXCAD38P M18
 HT_TXCAD38N M18
 HT_TXCAD39P M18
 HT_TXCAD39N M18

HT_TXCAD40P M18
 HT_TXCAD40N M18
 HT_TXCAD41P M18
 HT_TXCAD41N M18

HT_TXCAD42P M18
 HT_TXCAD42N M18
 HT_TXCAD43P M18
 HT_TXCAD43N M18

HT_TXCAD44P M18
 HT_TXCAD44N M18
 HT_TXCAD45P M18
 HT_TXCAD45N M18

HT_TXCAD46P M18
 HT_TXCAD46N M18
 HT_TXCAD47P M18
 HT_TXCAD47N M18

signals	RS880	RX880
HT_TXCALP	R430 301 ohm 1%	R430 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R434 301 ohm 1%	R434 1.21k ohm 1%
HT_RXCALN		

This block is for UMA only , DIS can remove all component

SPM_VREF1 M9
 SPM_VREF2 H2
 SPM_A0 N4
 SPM_A1 P6
 SPM_A2 P4
 SPM_A3 N3
 SPM_A4 P9
 SPM_A5 P3
 SPM_A6 R9
 SPM_A7 R3
 SPM_A8 T9
 SPM_A9 R4
 SPM_A10 L8
 SPM_A11 R8
 SPM_A12 N8
 SPM_A13 T4
 SPM_A14 T8
 SPM_A15 M8

SPM_BA0 M3
 SPM_BA1 N9
 SPM_BA2 M4
 SPM_CLKP J8
 SPM_CLKN K8
 SPM_CKE K10

SPM_ODT K2
 SPM_CS# L3
 SPM_RAS# J4
 SPM_CAS# K4
 SPM_WE# L4

SPM_DQS0P F4
 SPM_DQS1P C8
 SPM_DM0 E8
 SPM_DM1 D4

SPM_DQS0N G4
 SPM_DQS1N B8
 SPM_CLKP J8
 SPM_CLKN K8
 SPM_CKE K10

SPM_ODT K2
 SPM_CS# L3
 SPM_RAS# J4
 SPM_CAS# K4
 SPM_WE# L4

SPM_DQS0P F4
 SPM_DQS1P C8
 SPM_DM0 E8
 SPM_DM1 D4

SPM_DQS0N G4
 SPM_DQS1N B8
 SPM_CLKP J8
 SPM_CLKN K8
 SPM_CKE K10

SPM_ODT K2
 SPM_CS# L3
 SPM_RAS# J4
 SPM_CAS# K4
 SPM_WE# L4

SPM_DQS0P F4
 SPM_DQS1P C8
 SPM_DM0 E8
 SPM_DM1 D4

SPM_DQS0N G4
 SPM_DQS1N B8
 SPM_CLKP J8
 SPM_CLKN K8
 SPM_CKE K10

SPM_ODT K2
 SPM_CS# L3
 SPM_RAS# J4
 SPM_CAS# K4
 SPM_WE# L4

SPM_DQS0P F4
 SPM_DQS1P C8
 SPM_DM0 E8
 SPM_DM1 D4

SPM_DQS0N G4
 SPM_DQS1N B8
 SPM_CLKP J8
 SPM_CLKN K8
 SPM_CKE K10

SPM_A0 AB12
 SPM_A1 AE16
 SPM_A2 V11
 SPM_A3 AE15
 SPM_A4 AB16
 SPM_A5 AB14
 SPM_A6 AD14
 SPM_A7 AD13
 SPM_A8 AD15
 SPM_A9 AC16
 SPM_A10 AC15
 SPM_A11 AE13
 SPM_A12 AC14
 SPM_A13 Y14

SPM_BA0 AD16
 SPM_BA1 AE17
 SPM_BA2 AD17

SPM_RAS# W12
 SPM_CAS# Y12
 SPM_WE# AD18
 SPM_CS# AB13
 SPM_CKE AB18
 SPM_ODT Y14

SPM_CLKP V15
 SPM_CLKN W14

SPM_DQS0P F4
 SPM_DQS1P C8
 SPM_DM0 E8
 SPM_DM1 D4

SPM_DQS0N G4
 SPM_DQS1N B8
 SPM_CLKP J8
 SPM_CLKN K8
 SPM_CKE K10

SPM_ODT K2
 SPM_CS# L3
 SPM_RAS# J4
 SPM_CAS# K4
 SPM_WE# L4

SPM_DQS0P F4
 SPM_DQS1P C8
 SPM_DM0 E8
 SPM_DM1 D4

SPM_DQS0N G4
 SPM_DQS1N B8
 SPM_CLKP J8
 SPM_CLKN K8
 SPM_CKE K10

SPM_ODT K2
 SPM_CS# L3
 SPM_RAS# J4
 SPM_CAS# K4
 SPM_WE# L4

MEM_A0(NC) AB12
 MEM_A1(NC) AE16
 MEM_A2(NC) V11
 MEM_A3(NC) AE15
 MEM_A4(NC) AB16
 MEM_A5(NC) AB14
 MEM_A6(NC) AD14
 MEM_A7(NC) AD13
 MEM_A8(NC) AD15
 MEM_A9(NC) AC16
 MEM_A10(NC) AC15
 MEM_A11(NC) AE13
 MEM_A12(NC) AC14
 MEM_A13(NC) Y14

MEM_BA0(NC) AD16
 MEM_BA1(NC) AE17
 MEM_BA2(NC) AD17

MEM_RAS(NC) W12
 MEM_CAS(NC) Y12
 MEM_WE(NC) AD18
 MEM_CS(NC) AB13
 MEM_CKE(NC) AB18
 MEM_ODT(NC) Y14

MEM_CLKP(NC) V15
 MEM_CLKN(NC) W14

MEM_DQS0P(NC) F4
 MEM_DQS1P(NC) C8
 MEM_DM0(NC) E8
 MEM_DM1(NC) D4

MEM_DQS0N(NC) G4
 MEM_DQS1N(NC) B8
 MEM_CLKP(NC) J8
 MEM_CLKN(NC) K8
 MEM_CKE(NC) K10

MEM_ODT(NC) K2
 MEM_CS(NC) L3
 MEM_RAS(NC) J4
 MEM_CAS(NC) K4
 MEM_WE(NC) L4

MEM_DQS0P(NC) F4
 MEM_DQS1P(NC) C8
 MEM_DM0(NC) E8
 MEM_DM1(NC) D4

MEM_DQS0N(NC) G4
 MEM_DQS1N(NC) B8
 MEM_CLKP(NC) J8
 MEM_CLKN(NC) K8
 MEM_CKE(NC) K10

MEM_ODT(NC) K2
 MEM_CS(NC) L3
 MEM_RAS(NC) J4
 MEM_CAS(NC) K4
 MEM_WE(NC) L4

40mils width or more
 +1.5V_MEM_VDDQ
 R341 *0.6

C86 *10U/10V_4
 C71 *10U/6.3V_8
 C66 *10U/6.3V_8

C84 *0.1U/10V_4
 C92 *0.1U/10V_4
 C87 *10U/10V_4

C86 *10U/10V_4
 C71 *10U/6.3V_8
 C66 *10U/6.3V_8

C84 *0.1U/10V_4
 C92 *0.1U/10V_4
 C87 *10U/10V_4

C86 *10U/10V_4
 C71 *10U/6.3V_8
 C66 *10U/6.3V_8

C84 *0.1U/10V_4
 C92 *0.1U/10V_4
 C87 *10U/10V_4

C86 *10U/10V_4
 C71 *10U/6.3V_8
 C66 *10U/6.3V_8

C84 *0.1U/10V_4
 C92 *0.1U/10V_4
 C87 *10U/10V_4

C86 *10U/10V_4
 C71 *10U/6.3V_8
 C66 *10U/6.3V_8

C84 *0.1U/10V_4
 C92 *0.1U/10V_4
 C87 *10U/10V_4

C86 *10U/10V_4
 C71 *10U/6.3V_8
 C66 *10U/6.3V_8

C84 *0.1U/10V_4
 C92 *0.1U/10V_4
 C87 *10U/10V_4



PROJECT : AX2/7
 Quantas Computer Inc.

Size Custom Document Number
RS880-HT LINK I/F 1/5
 Date: Thursday, December 24, 2009 Sheet 8 of 42

Rev 1A

GFX_RX can remove
at next stage for MUXLESS

SI , for routing smooth

GFX_TX 0/1/3/9/10/11

UMA can remove all GFX_TX CAP

SI remove C711,C713,C710,
C712,C708,C709,C703,C704
for MUXLESS

PART 2 OF 6

PCIe I/F GFX

Close to North Bridge

To HDMI CONN



TO WLAN
TO PCIe-LAN

PCIe I/F GPP

PCIe I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS880

RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1




PROJECT : AX2/7
Quanta Computer Inc.




Size Custom Document Number
RS880-PCIe I/F 2/5

Rev
1A

Date: Thursday, December 24, 2009 Sheet 9 of 42





SI , for MUXLESS
need add PLL power
for LVDS




VSYSN INT R422 3K_4 +3V

DYN_PWR_EN R426 2K/F_4



RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDLTP18	+1.8V
IOPLLVD18	+1.8V	VDDLTP33	NC



VDDHT - HT
LINK digital
I/O for
RX780/RS780

+1.1V 2A for RS880M

VDDHTRX - HT
LINK RX I/O for
RX780/RS780

+1.1V 2A for RS880M

VDDHTTX - HT
LINK TX I/O for
RS880

+1.1V 2A for RS880M

+1.8V 1A for RS780M+SB700

VDDA18PCIE -
PCIE TX stage
I/O for
RX780/RS780

VDD18 - RS780 I/O
transform

VDD18_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform

U22E

PART 5/6

POWER

RS880

VDDPCIE_1

VDDPCIE_2

VDDPCIE_3

VDDPCIE_4

VDDPCIE_5

VDDPCIE_6

VDDPCIE_7

VDDPCIE_8

VDDPCIE_9

VDDPCIE_10

VDDPCIE_11

VDDPCIE_12

VDDPCIE_13

VDDPCIE_14

VDDPCIE_15

VDDPCIE_16

VDDPCIE_17

VDDC_1

VDDC_2

VDDC_3

VDDC_4

VDDC_5

VDDC_6

VDDC_7

VDDC_8

VDDC_9

VDDC_10

VDDC_11

VDDC_12

VDDC_13

VDDC_14

VDDC_15

VDDC_16

VDDC_17

VDDC_18

VDDC_19

VDDC_20

VDDC_21

VDDC_22

VDDC_23

VDDC_24

VDDC_25

VDDC_26

VDDC_27

VDDC_28

VDDC_29

VDDC_30

VDDC_31

VDDC_32

VDDC_33

VDDC_34

VDDC_35

VDDC_36

VDDC_37

VDDC_38

VDDC_39

VDDC_40

VDDPCIE - PCIE-E Main power

+1.1V VDD PCIE

2.5A

7A

VDDC - Core Logic power

+1.1V_DYN

VDD_MEM For UMA RS780 only

Not applicable to RX780

memory I/O transform

SI , change footprint to 0603

+1.5V VDD MEM

+3V VDDG33

VDD33 - 3.3V I/O

Not applicable to RX780

This is side port power


DIS remove L55 ,


change C205 to 0 ohm

and short to GND



PROJECT : AX2/7
Quanta Computer Inc.





SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820

SATA1
SATA ODD


PLVDD_SATA--
SATA PLL
POWER

XTLVDD_SATA-- SATA
crystal power



PLACE SATA CAL
RES VERY CLOSE
TO BALL OF SB820


NOTE:
R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK



IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

SI define side port ID

SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	
1	0	0	Samsung
1	0	1	Hynix
0	0	0	No support side port



For blue tooth
& wireless
merge card


SI define board ID

ID4	ID3	ID2	ID1	ID0	
0	0	0	0	0	AX2 UMA DF
0	0	0	0	1	AX7 UMA DF
0	0	0	1	0	AX2 PARK DF
0	0	0	1	1	AX7 PARK DF
0	0	1	0	0	AX2 UMA FF
0	0	1	0	1	AX7 UMA FF
0	0	1	1	0	AX2 PARK FF
0	0	1	1	1	AX7 PARK FF
0	1	0	1	0	AX2 M93 DF
0	1	0	1	1	AX7 M93 DF
0	1	1	1	0	AX2 M93 FF
0	1	1	1	1	AX7 M93 FF

FV define for M93



PROJECT : AX2/7
Quanta Computer Inc.






OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need

REQUIRED STRAPS




REQUIRED STRAPS


	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]





NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)


























	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5



MEM_ID[3+0]	Vendor	Type	Vendor P/N
0000	Daewoo - E die	64*16-800MHZ	K4W1144E-JC12
0001	Rynix - Orion	64*16-800MHZ	H5Q1G63BPR-12C
0010		Reserved	Reserved
0011		Reserved	Reserved
0100		Reserved	Reserved
0101		Reserved	Reserved
0110		Reserved	Reserved
0111		Reserved	Reserved
1000		Reserved	Reserved
1001		Reserved	Reserved
1010		Reserved	Reserved
1011		Reserved	Reserved
1100		Reserved	Reserved
1101		Reserved	Reserved
1110		Reserved	Reserved
1111		Reserved	Reserved

	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V






CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		


Power Up/Down Sequence



Memory Aperture size


GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number PARK_GND / LVDS/ Straps	Rev 1A
Date: Thursday, December 24, 2009	Sheet 19 of 42	




PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%




support 1gbit
VRAM (64M X 16)

DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V (Rd)	100R	40.2R
MVREF TO GND (Re)	100R	100R




Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
 Note 2 :For M9X-S2/S3,J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
 For Park-S3,J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
 Note 3 :For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.
 For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24



MEMORY INTERFACE

Designator	M9X-S2 and M93-S3	Park-S3
Ra	DNI	10K
Rb	0R/Short	51R
Rc	2.2K	DNI
Ca	2.2nF	68pF




For PARK-S3 only
 For M9X-S2/S3 with
 DDR3: this pin is
 not in use.




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number PARK/MEM Interface	Rev 1A
Date: Thursday, December 24, 2009	Sheet 21	of 42




1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB to LVDS for UMA









OPTION SIGNAL FROM PARK to LVDS for discrete





SI, new option for MUXLESS


SI, add C21 from EMI suggest



CAMERA



PV , change footprint to
dsub-dsd-15aebb-15p-v-smt

PV_{add} for ESD

NB5/RD2

PROJECT : AX2/7
Quanta Computer Inc.

Size	Custom
------	--------

Document Number
CRT

Date: Thursday, December 24, 2009 Sheet 24 of 42

	Re
--	----


UMA/DISCRETE select for HDMI

From RS880M



```
SI , all add
for MUXLESS
```

for Layout
concern
,placement close
north bridge


for Layout
concern
,placement close
HDMI conn



From PARK




HDMI PORT



HDMI HPD SENSE


SI, remove R72 and change
R85 , Q12 to reserve for MUXLESS



Pure DIS : Add R85 , Q12

UMA / MUXLESS : Add R64 , R59 , Q11

UMA AND DISCRETE HDMI I2C SELECT
Close to HDMI Connector




SI, remove R93 , R350 . Add RP30
R94,R351,Q14,Q15 change to
reserve only for MUXLESS



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number HDMI	Rev 1A
Date: Thursday, December 24, 2009		Sheet 25 of 42

PIN 13	CLK source	Remark
Floating	12M Hz	Xtal
Pull high	48M Hz	Input to RTS5159 pin48



12 CLK_48M_CR → CLK_48M_CR R544 0.4 CLK_48M_CR_R

SI, change CLK source from SB internal CLK GEN




Note:

SD/MMC	MS	XD
SP1		XD_CD#
SP2	SD_WP	
SP3	SD_CD#	
SP4	SD_DAT1	XD_D4
SP5	MS_BS	XD_D5
SP6	MS_D1	XD_D3
SP7	SD_DAT0	MS_D0
SP8	SD_DAT7	MS_D2
SP9	MS_INS#	XD_D2
SP10	SD_DAT6	MS_D3
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD_D0
SP13	SD_DAT4	XD_WP#
SP14	MS_D1	XD_D3
SP15	SD_DAT3	XD_WE#
SP16	SD_DAT2	XD_RE#
SP17		XD_ALE
SP18		XD_CE#
SP19		XD_CLE

AL005158B10 -->RTS5158E
AL005159B00 -->RTS5159GR



PV, change to short pad

SP7	R517	*0.4/S	MS-D0	SD-D0	XD-D6
SP6	R515	*0.4/S	MS-D1	SD-D3	SD-D1
SP8	R520	*0.4/S	MS-D2	XD-D2	
SP16	R535	*0.4/S	XD-RE#	SD-D5	
SP5	R513	*0.4/S	MS-BS	XD-D5	
SP15	R538	*0.4/S	SD-D3	XD-WE	
SP11	R521	*0.4/S	SD_CLK	MS_CLK	
SP2	R504	*0.4/S	SD_WP		
SP13	R533	*0.4/S	XD_WP#		
SP19	R541	*0.4/S	XD-CLE		
SP4	R512	*0.4/S	XD-D4		
SP10	R521	*0.4/S	MS-D3	XD-D7	
SP14	R534	*0.4/S	XD-RB#		
SP12	R528	*0.4/S	XD-D0		
SP17	R540	*0.4/S	XD-ALE		
SP18	R536	*0.4/S	XD-CE#		
SD_CMD R	R529	*0.4/S	SD-CMD		



5 IN1 CARD-READER (PUSH-PUSH)

Support SD/SD PRO/MMC/MS/MS PRO/xD Cards



PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RTS5159 & CR SOCKET & HOLE	1A
Date: Thursday, December 24, 2009	Sheet 26 of 42	

PV , change to short pad

PV, change to reserve only

PV, delete C824

SI , remove L79,L80,L83,L84

PV , add LDO

Place near CODEC

SI , change L6,L7,L8,L9 to CX5AG601001 from EMI suggest

SPEAKER

Place near SPEAKER CONN

SI , add C42,C45,C46,C47 from EMI suggestion

SI , update footprint to 88266-020L-2P-R-SMT

Place near CODEC

PV, change to reserve only

PV , add R427

TO Internal Mic

PC-BEEP

C835 close to C820 and C820 close to chip

SI, remove U35, C681 , add D40 for audio function not stable

PV, add for test



Place Under CODEC




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number Azalia 92HD75B2X5	Rev 1A
Date: Thursday, December 24, 2009		Sheet 27 of 42


NB5/RD2




CPU FAN




Modem CONN




BLUETOOTH





LEFT SIDE USBX2



TOUCH PAD CONN





To TOUCH PAD SW board




SATA HDD CONNECTOR



SI , update P/N : DFHS13FS019

SI , delete CN30 change to ANT CONN








Right SIDE USBX1








SI , remove EEPROM
U5,C48,R42,R50



SI, rotate 180 degree for EMI suggestion


Symbol	Type	Pin No (64-Pin)	Pin No (48-Pin)	Description
LED0	O	57	38	LED0
LED1	O	56	35	LED1
LED2	O	55	34	LED2
LED3	O	54	33	LED3



PROJECT : AX2/7
Quanta Computer Inc.



Size	Document Number	Rev
Custom	RTL8102EL/RJ45	1A
Date: Thursday, December 24, 2009	Sheet 30 of 42	

POWER BUTTON CONNECTOR




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWLED#
6. GND


KEYBOARD CONN







KEYBOARD PULL-UP




SATA CD-ROM






SI, delete CN13 change to ANT CONN




SI, reserve Q34,Q35,R499,R500 for dual_LED on keyboard




PV, change to reserve only



SI , enable Vari-bright
need pull low







MAX AKE38FP0Z00 2M byte
WINBOND AKE38FP0N01 SPI
EON AKE38ZA0Q00 BIOS
SOCKET DG008000031




PV, reserve for identify M93-LP VGA chip

Project Model	GPIO42
AX 14"	High
AX 15.6"	Low
AX 17.3"	Middle (1.5V)

GPIO42 control fan table






NB5/RD2

Size Custom	Document Number Mini CARD/LED	Rev 1A
Date: Thursday, December 24, 2009		Sheet 33 of 42

+5V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A


+3.3V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A



PROJECT : AX2/7
 Quanta Computer Inc.

Size Custom	Document Number +5V/+3V (RT8206B)	Rev 1A
Date: Thursday, December 24, 2009 Sheet 34 of 42		


DYN_PWR_EN	High	Low
+1.1V_DYN	0.95	1.1



+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A

+1.1V Volt +/- 5%
Countinue current:5A
Peak current: 7A
OCP minimum: 9A


1.2 Volt +/- 5%
Continue current: 0.3A
Peak current: 0.5A





ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X


VFIXEN VID Codes






SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8











PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number Power control	Rev 3A
Date: Thursday, December 24, 2009	Sheet 41 of 42	

Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLAVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT



PROJECT : AX2/7
Quanta Computer Inc.